



COPY OF PAPERS
ORIGINALLY FILED

Amber.5994A

2838
#8

#suppl
105

J. Manillon
6/6/02

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICANT: Fitzgerald et al. GROUP: Unknown

SERIAL NO: 09/884,517 EXAMINER: Unknown

FILED: June 19, 2001

FOR: CMOS INVERTER AND INTEGRATED CIRCUITS
UTILIZING STRAINED SILICON SURFACE CHANNEL
MOSFETS

Assistant Commissioner of Patents
Washington, D.C. 20231

Sir:

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

In compliance with 37 C.F.R. §§1.56, 1.97, and 1.98, Applicant submits
copies of the documents listed on the attached Form PTO-1449. Applicant
previously submitted this cited reference incorrectly.

The Commissioner is authorized to charge Deposit Order Account No. 19-
0079 for any further fee that is required.

Respectfully submitted,

Matthew E. Connors
Registration No. 33,298
Samuels, Gauthier & Stevens, LLP
225 Franklin Street, Suite 3300
Boston, Massachusetts 02110
Telephone: (617) 426-9180
Extension: 112

I hereby certify that this paper (along with any paper referred to as being attached or enclosed) is being deposited on the date
shown below with sufficient postage addressed to the: Commissioner of Patents and Trademarks, Washington, D.C. 20231, Attn:
Box IDS

Deborah M. Costello

Date 12/19/01